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Abstract 
This work investigates the intrinsic characteristics of multilayer WSe2 field effect transistors (FETs) by analysing Pulsed 
I‑V (PIV) and DC characteristics measured at various temperatures. In DC measurement, unwanted charge trapping 
due to the gate bias stress results in I‑V curves different from the intrinsic characteristic. However, PIV reduces the 
effect of gate bias stress so that intrinsic characteristic of WSe2 FETs is obtained. The parameters such as hysteresis, 
field effect mobility (μeff), subthreshold slope (SS), and threshold voltage (Vth) measured by PIV are significantly differ‑
ent from those obtained by DC measurement. In PIV results, the hysteresis is considerably reduced compared with 
DC measurement, because the charge trapping effect is significantly reduced. With increasing temperature, the field 
effect mobility (μeff) and subthreshold swing (SS) are deteriorated, and threshold voltage (Vth) decreases.
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1  Background
Two-dimensional(2D) layered materials such as graphene 
and boron nitride offer new opportunities in the field of 
electronics with its excellent physical, chemical prop-
erties [1–6]. Though graphene has been studied most 
widely, its lack of bandgap limits its application. Transi-
tion metal dichalcogenides (TMDCs) provide a solution 
to this problem with their sizable bandgap energy and 
ultra-thin form of layers. Among them, WSe2 FETs can 
be very appealing for the nanoscale electronic applica-
tions and blackplanes for flat panel display (FPD) due 
to their high mobility (~100  cm2/V·s), excellent on/off 
ratio(~107), and low subthreshold swing (SS, ~70  mV/
decade) [7–9].
When we simulate the circuits which consist of WSe2 
FETs, it is necessary to know the parameters of the 
FETs. Most of the parameters reported up to now were 
extracted from the I-V characteristics obtained by the 
DC method. However, these values were not correct, 
because a large hysteresis is observed due to the gate bias 
stress during the DC measurement [10–12]. On the other 
hand, in the Pulsed I-V (PIV) measurement, the effect of 
gate bias stress is reduced greatly so that intrinsic char-
acteristic of WSe2 FETs can be obtained [13, 14]. Thus 
PIV method is considered as a reasonable method for 
estimating the performance and reliability of semicon-
ductor devices. The purpose of PIV method is to avoid 
the negative effects such as self-heating and transient 
trapped charges. Therefore, the PIV method can provide 
the accurate device parameters needed for improved 
computer-aided-engineering (CAE) software models. 
However, there have been no reports on the parameter 
extraction from the fabricated WSe2 FETs at various tem-
peratures. In this work, we show the I-V curves measured 
by PIV and DC measurement methods, and compare the 
parameters extracted from the results obtained by both 
methods at various temperatures (−30 to 40 °C).
2  Experimental details
Figure 1 shows the perspective view of the structure of a 
multilayer WSe2 FET with the bottom gate structure. An 
n-type silicon wafer which was heavily doped (ρ ~ 0.005 
Ω·cm) by phosphorus is used as a starting substrate and 
also plays a role as back-gate electrodes. After thermal 
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oxidation in dry oxygen at 950  °C, 35 nm thick thermal 
oxide which serves as gate insulator was grown on the 
heavily doped Si wafer. Then, WSe2 flakes were mechani-
cally exfoliated from bulk WSe2 crystals and transferred 
on SiO2/Si substrate by using a polydimethylsiloxane 
(PDMS) stamp. The multi-layer WSe2 flakes on the sub-
strate were annealed at 350 °C for 2 h in the ambient of a 
mixed gas of argon and hydrogen. Photolithographic pat-
terning and electron beam evaporation of Pd (~70 nm), 
followed by lift-off in acetone, create source and drain 
electrodes on the WSe2 flakes with a good Ohmic con-
tact. However, one of the key limitations for TMDC 
devices, like other types of low-dimensional material, 
comes from the intrinsic nature of instability associated 
with easy adsorption of gaseous molecules such as oxy-
gen and moisture due to the large surface areas of low-
dimensional materials. Absorbed gaseous molecules and 
moisture can act as a charge trap site [15]. To prevent the 
molecules being absorbed, we adopted flourinated poly-
mer (CYTOP; CTL-809  M, Asahi Glass Co., Ltd) passi-
vation so that the drift of the drain current in MoS2 FETs 
was reduced greatly [16]. Therefore, the backside of the 
WSe2 flake was encapsulated by the CYTOP with typi-
cal spin coating process. Then, after thermal evaporation 
of SiOx(~50 nm) on the CYTOP, for a surface promoter 
layer during PR coating, pad opening was completed by 
dry etching(~SF6/CF4) via PR patterns.
3  Result and discussion
Figure 2 shows the transfer curves (ID–VGS) measured at 
20  °C from the FET with a W/L of 30/10 μm at a drain-
to-source voltage (VDS) of −0.1  V. We carried out the 
measurement using WGFMU (Waveform Generator and 
Fast Measurement Unit) module installed in an Agilent 
B1500 semiconductor parameter analyser. In DC and PIV 
measurement, the VGS is scanned from 3 to −3 V (forward) 
and then from −3 to 3  V (reverse). The transfer curves 
obtained by DC measurement show a large hysteresis. 
Because of the VGS stress during the DC measurement, 
the charges can be trapped or de-trapped at the WSe2/
SiO2 interface and/or the backside of WSe2 flakes, there-
fore the threshold voltage (Vth) can be shifted positively or 
negatively. In Fig. 2, we can clearly observe the hysteresis 
in DC ID–VGS curves represented by square symbols, but 
not in the PIV curves. The drain currents measured by 
the DC method are smaller than those measured by the 
PIV method when the VGS is larger than Vth in magnitude. 
If we extract the carrier mobility from the DC ID–VGS 
curves, the mobility seems to be degraded. Since some of 
the trapped charges stay trapped until the gate polarity 
is switched in the DC measurement, the large hysteresis 
is observed in DC measurement [17]. Note the off–cur-
rent obtained by the PIV method is much higher than that 
obtained by the DC method in Fig. 2 because the low limit 
of the WGFMU module in measurement current is ~10−8 
A. In PIV measurement, we investigated the optimized 
condition to reduce gate bias stress as small as possible. 
Figure 3a, b depict bias scheme for the DC and Pulsed I-V 
measurements, respectively. The tsw in the inset of Fig. 3a 
represents the step width at each bias step. The drain bias 
(VDS) is fixed at −0.1  V from the start of the measure-
ment. The ton, toff, and Vbase in the inset of Fig. 3b stand 
for turn-on pulse width (10−4 s), turn-off pulse width (1 s), 
and the bias during turn-off (0 V), respectively [17]. Dur-
ing the period, both rise and fall times are 10−7s. The VGS 
pulse during toff is set to 0 V to minimize the VGS stress 
effect. Shorter ton and longer toff are necessary to suppress 
the effect of the trapping and detrapping of the charges. 
Note the drain bias is synchronized with the gate bias and 
the bias is −0.1 V during ton.
Fig. 1 Schematic diagram of multi‑layer WSe2 FETs with a heavily 





























Fig. 2 Comparison of ID‑VGS characteristics of a WSe2 FET measured 
by DC method and PIV (ton = 10−4 s, toff = 1 s, Vbase = 0 V) methods 
at 20 °C
Page 3 of 5Lee et al. Nano Convergence  (2016) 3:31 
Figure 4a, b show the transfer curves measured by DC 
and PIV methods, respectively, at various temperatures 
at a VDS of −0.1  V. As mentioned in Fig.  2, the hyster-
esis is much suppressed by measuring the device with 
the PIV method. Mobility (μeff), subthreshold swing (SS), 
Vth are extracted from the transfer curves at various 
temperatures.
In Fig. 5, shown is temperature dependency of electri-
cal parameters extracted from transfer curves of mul-
tilayer WSe2 FETs. In Fig.  5a, the hysteresis is clearly 
observed in the ID–VGS curves obtained by DC method, 
but ignorable hysteresis in the curves measured by PIV 
method. The hysteresis was defined as the VGS difference 
at a fixed drain current of 10−8 A between the forward 
and reverse scans. Electrons or holes during the meas-
urement of the DC method can be trapped or detrapped 
into the traps at the interface due to VGS stress, which 
leads to a positive or negative shift in the Vth. As the tem-
perature increases, the hysteresis in the curves measured 
by DC method increases because elevated temperature 
activates the trapping and detrapping process of carriers. 
It seems that the time constants for the carrier trapping 
and detrapping in given temperature range are longer 
than the ton (10−4 s) used in this work so that the increase 
of hysteresis during PIV method can be ignorable. The 
variation of the hysteresis with the ton was studied in [17].
Figure  5b shows the temperature dependency of 
mobility. The field effect mobility was extracted from 
the maximum point of transconductance (gm) using the 
following equation
where C and gm are gate capacitance per unit area and 
the transconductance, respectively. The μeff was deterio-
rated as the temperature increases from −30 to 40  °C. 
Phonon scattering is enhanced with rising temperature, 
which leads to the degradation in the carrier mobility. 
According to the relation of μeff  ∝  T−γ, the γs for the 
forward and reverse scans are 1.149 and 0.682, respec-
























Fig. 3 Explanation of the measurement methods for (a) DC and (b) 
PIV methods. The insert in a explains the step width at each bias step 
(tsw). The ton, toff, and Vbase in the inset of b are 10
−4 s, 1 s, and 0 V, 
respectively. In PIV, the drain bias is synchronized with the gate bias
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Fig. 4 a Transfer curves of multilayer WSe2 FET measured by DC 
method using the bias scheme shown in Fig. 3a at various tem‑
peratures (−30 to 40 °C). b Transfer curves of multilayer WSe2 FET 
measured by PIV method using the bias scheme shown in Fig. 3b at 
various temperatures (−30 to 40 °C)
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0.646. The mobility measured by PIV method is greater 
than the mobility measured by DC method, because in 
the DC measurement hole was trapped and it decreases 
the current, which decreases apparently the effective 
mobility. However, in Pulsed I-V measurement, the 
trapped hole was detrapped during toff and the mobil-
ity was not degraded appreciably. Besides, mobility 
measured in DC forward scan is lower than the mobility 
measured in DC reverse scan. The hole density in the 
channel is reduced due to the charge (hole) trapping 
during DC forward scan, so the slope of I-V curves is 
reduced, which results in reduced mobility. During DC 
reverse scan, the discharging is mainly occurred by hole 
emission to the valance band. The holes need some 
energy to be emitted to the valence band. Therefore, the 
traps do not discharge significantly until the gate bias is 
below threshold voltage (Vth), so the carrier density in 
the channel is reduced.
In addition, as the temperature rises, the difference 
between the mobility measured by DC forward and 
reverse scans increases as shown in Fig.  5b. The reason 
for the difference is explained as follows. Compared to 
the case of the forward scan, the holes in the reverse scan 
are increasingly emitted to the valence band with increas-
ing temperature since increasing temperature increases 
the energy of the holes trapped.
Figure  5c shows subthreshold swing (SS) measured at 
various temperatures. The SS was defined as VGS1(VGS at 
Id = 10−9 A)–VGS2(VGS at Id = 10−8 A). As temperature 
increases, the SS increases as given by
SS measured by DC measurement is greater than SS 
measured by PIV, because charge trapping decreases 
the current in DC measurement which makes SS larger. 
Furthermore, SS measured by DC forward scan is larger 
than the SS measured by DC reverse scan, because as 
explained above the slope of DC forward scan is smaller 
than that of DC reverse scan. The difference between 
SS measured by DC forward scan and SS measured by 
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Fig. 5 Temperature dependency of a hysteresis, b field effect mobility, c subthreshold swing, d threshold voltage obtained from multilayer WSe2 
FET. All parameters are extracted from transfer curves
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phenomenon can be explained by the physics explained 
in the mobility difference with the temperature.
The threshold voltage (Vth) was calculated by read-
ing a gate-source voltage (VGS) at a constant current 
(Id = 10−8 A). In PIV method, the threshold voltage shifts 
to the positive direction due to the increase of thermally 
activated carrier density. At any temperature, the thresh-
old voltage measured by DC forward scan is in the right-
most position, and the threshold voltage measured by DC 
reverse scan is in the leftmost position. The reason can be 
explained as follows. During DC forward scan, the elec-
tron was trapped before VGS reaches Vth so the threshold 
voltage moves to the right. On the other hand, during DC 
reverse scan, the hole was trapped before VGS reaches Vth 
so the threshold voltage moves to the left. Furthermore, 
the difference between Vths measured by DC forward 
and reverse scans increases with increasing temperature, 
since the hysteresis increases.
4  Conclusions
In this paper, we extracted key parameters of WSe2 
FETs accurately at various temperatures by adopting 
pulsed I-V (PIV) method. The behavior of these param-
eters are different from that of the parameters obtained 
by DC method. For example, the decrease rates of the 
hole mobility are 1.149 and 0.646, respectively, for DC 
(forward scan) and PIV methods. By using PIV method, 
we could obtain accurate behavior of hysteresis, hole 
mobility, subthreshold swing, and threshold voltage 
with increasing temperature. We observed notable deg-
radation of parameter with increasing temperature. The 
mobility is degraded, subthreshold swing increases and 
threshold voltage moves to the right as temperature rises. 
The parameters obtained by using PIV method are accu-
rate and will be useful in the simulation of WSe2 FETs 
circuit at various temperatures.
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